### PATENT COOPERATION TREATY

### From the INTERNATIONAL SEARCHING AUTHORITY

V	1	1
V	V	<b>^</b> \

To:
AJAY JAGTIANI
10363-A DEMOCRACY LANE
FAIRFAX, VA 22030

## PCT

AJAY JAGTIANI	101				
10363-A DEMOCRACY LANE	NOTIFICATION OF TRANSMITTAL OF				
FAIRFAX, VA 22030	THE INTERNATIONAL SEARCH REPORT AND				
	THE WRITTEN OPINION OF THE INTERNATIONAL				
	SEARCHING AUTHORITY, OR THE DECLARATION (PCT Rule 44.1)				
	Date of mailing (day/month/year) 06 APR 2005				
Applicant's or agent's file reference KAGU-0002-2	FOR FURTHER ACTION See paragraphs 1 and 4 below				
International application No. PCT/US04/15877	International filing date (day/month/year) 20 May 2004 (20.05.2004)				
Applicant	(aay/monia/tar) 20 May 2004 (20.03.2004)				
KAGUTECH LTD.					
The applicant is hereby notified that the international sea Authority have been established and are transmitted here.	earch report and the written opinion of the International Searching rewith.				
Filing of amendments and statement under Article 1 The applicant is entitled, if he so wishes, to amend the					
When? The time limit for filing such amendments search report.	is normally two months from the date of transmittal of the international				
Where? Directly to the International Bureau of WII 1211 Geneva 20, Switzerland, Facsimile N	PO, 34 chemin des Colombettes				
For more detailed instructions, see the notes on the					
	arch report will be established and that the declaration under				
Article 17(2)(a) to that effect and the written opinion of the International Searching Authority are transmitted herewith.					
1 —	The state of the s				
	been transmitted to the International Bureau together with the protest and the decision thereon to the designated Offices.				
	applicant will be notified as soon as a decision is made.				
4. Reminders  Shortly after the expiration of 18 months from the priority da	te the international application will be published by the International				
Shortly after the expiration of 18 months from the priority date, the international application will be published by the International Bureau. If the applicant wishes to avoid or postpone publication, a notice of withdrawal of the international application, or of the priority claim, must reach the International Bureau as provided in Rules 90bis.1 and 90bis.3, respectively, before the completion of the technical preparations for international publication.					
The applicant may submit comments on an informal basis on the written opinion of the International Searching Authority to the International Bureau. The International Bureau will send a copy of such comments to all designated Offices unless an international preliminary examination report has been or is to be established. These comments would also be made available to the public but not before the expiration of 30 months from the priority date.					
Within 19 months from the priority date, but only in respect of some designated Offices, a demand for international preliminary examination must be filed if the applicant wishes to postpone the entry into the national phase until 30 months from the priority date (in some Offices even later); otherwise, the applicant must, within 20 months from the priority date, perform the prescribed acts for entry into the national phase before those designated Offices.					
In respect of other designated Offices, the time limit of 30 months.	months (or later) will apply even if no demand is filed within 19				
Guide, Volume II, National Chapters and the WIPO Internet s	the applicable time limits, Office by Office, see the PCT Applicant's ite.				
Name and mailing address of the ISA/ US	Authorized officer				
Mail Stop PCT, Attn: ISA/US Commissioner for Patents	Prabodh Dharia				
P.O. Box 1450 Alexandria, Virginia 22313-1450  Tolophore No. 571 373 7669					
Facsimile No. (703) 305-3230	Telephone No. 571-272-7668				

Form PCT/ISA/220 (January 2004)

(See notes on accompanying sheet)

### PATENT COOPERATION TREATY

## PCT

### INTERNATIONAL SEARCH REPORT

(PCT Article 18 and Rules 43 and 44)

Applicant's or agent's file reference KAGU-0002-2		see Form PCT/ISA/220 , where applicable, item 5 below.
International application No. PCT/US04/15877	International filing date (day/month/year 20 May 2004 (20.05.2004)	(Earliest) Priority Date (day/month/year) 20 May 2003 (20.05.2003)
Applicant KAGUTECH LTD.		
applicant according to Article 18. A co This international search report consists  It is also accompanied  1. Basis of the Report  a. With regard to the language, the language in which it was filed, u  The international furnished to this Autho  b. With regard to any nucleott  2. Certain claims were found  3. Unity of invention is lacking  4. With regard to the title,  the text is approved as submit the text has been established	the by a copy of each prior art document international search was carried out on the international search was carried out on the international search was carried out on the basis of a trity (Rule 23.1(b)).  Ide and/or amino acid sequence disclosed unsearchable (See Box No. II)  In g (See Box No. III)	cited in this report.  ne basis of the international application in the
5. With regard to the abstract, the text is approved as subr	nitted by the applicant.	
the text has been established	d, according to Rule 38.2(b), by this Autho	ority as it appears in Box No. IV. The applicant learch report, submit comments to this Authority.
as suggested by the as selected by this	published with the abstract is Figure No. e applicant.  Authority, because the applicant failed to shouthority, because this figure better chara published with the abstract.	suggest a figure.

Form PCT/ISA/210 (first sheet) (January 2004)

International application No.

PCT/US04/15877

Box No. II	Observations where certain claims were found unsearchable (Continuation of item 2 of first sheet)
This internation	onal search report has not been established in respect of certain claims under Article 17(2)(a) for the following reasons:
1.	Claims Nos.: because they relate to subject matter not required to be searched by this Authority, namely:
2.	Claims Nos.: because they relate to parts of the international application that do not comply with the prescribed requirements to such an extent that no meaningful international search can be carried out, specifically:
3. 6.4(a).	Claims Nos.: because they are dependent claims and are not drafted in accordance with the second and third sentences of Rule
Box No. III	Observations where unity of invention is lacking (Continuation of item 3 of first sheet)
	onal Searching Authority found multiple inventions in this international application, as follows: ontinuation Sheet
1. 🔀	As all required additional search fees were timely paid by the applicant, this international search report covers all searchable claims.
2.	As all searchable claims could be searched without effort justifying an additional fee, this Authority did not invite payment of any additional fee.
3.	As only some of the required additional search fees were timely paid by the applicant, this international search report covers only those claims for which fees were paid, specifically claims Nos.:
4.	No required additional search fees were timely paid by the applicant. Consequently, this international search report is restricted to the invention first mentioned in the claims; it is covered by claims Nos.:
Remark on 1	Protest The additional search fees were accompanied by the applicant's protest.  No protest accompanied the payment of additional search fees.

Form PCT/ISA/210 (continuation of first sheet(2)) (January 2004)

International application No.

PCT/US04/15877

Box IV	TEXT C	OF THE	ABSTRACT	(Continuation o	f Item	5 of	the first sheet)	,
--------	--------	--------	----------	-----------------	--------	------	------------------	---

The present invention provides a digital backplane and various methods, systems and devices for controlling a digital backplane and light modulating elements (figure 16). In somes embodiments of the present invention, a recursive feedback method is used to control a digital backplane and/or spatial light modulator.

Form PCT/ISA/210 (continuation of first sheet(3)) (January 2004)

International application No.

PCT/US04/15877

A. CLASSIFICATION OF SUBJECT MATTER  IPC(7) : G09G 03/36  US CL : 345/87,467,100,542, 364/413,372/92,359/141,166,382/54,399/74,49,348/614,455/52.3,340/635  According to International Patent Classification (IPC) or to both national classification and IPC  B. FIELDS SEARCHED						
	cumentation searched (classification system followed   5/87,467,100,542, 364/413,372/92,359/141,166,382			5		
Documentatio	Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched					
Electronic da	ta base consulted during the international search (nam	ne of data	base and, where practicable, sea	arch terms used)		
C. DOCU	JMENTS CONSIDERED TO BE RELEVANT					
Category *	Citation of document, with indication, where a	nronriate	of the relevant passages	Relevant to claim No.		
Y Y	US 5,585,816 (Schaffer et al.) 17 December 1996 (5, Line 42 to Col. 6, Line 67, Gol. 10, Line 1 to co 6,542,142 B2 (Yumoto et al.) 1 April 2003 (01.04.2 Col. 5, Line 19-32, Col. 10, Line 61 to Col. 12, Line 55 to Col. 15, Line 2, Col. 17, Line 53 to Col 19, Line 9, Col. 25, line 31-37, Col. 26, Line 54 to Col. 39, Lines 4-48, Col. 41, Lines 37-50	l. 11, Lin 2003) Col. ne 9, Col. . 18, Line	e 43 . 3, Line 39 to Col. 4, Line 9, 12, Lines 49-63,Col. 13, . 51, Col. 18, Line 66 to col.	1-15, 30-159		
Y US 4,847,854 (Van Dijk) 11 July 1989 (11.07.1989) Col. 4, Lines 4-6, 56, Col. 15, Lines 13-68, Col. 16, lines 17-60, Col. 2, lines 10-15, Col. 28, Lines 8-13, Col. 5, Lines 4-18, Col. 27, Lines 20-25			10-15, Col. 17, Lines 10-41,	1-15,90-100		
Y	US 20022039800 (Kang S. G.) 30 May 2002 (30.05	5.2002) pa	ge 2 detailed description.	15, 30-38, 47-84		
Y	US 4,364,093 (Holmes) 14 December 1982 (14.12. Line 26 to Col. 5, Line 54	1982) Co	1. 3, Lines 29 -67, Col. 4,	16-38,152-168		
1 · · · · · · · · · · · · · · · · · · ·			16-84			
Further	Further documents are listed in the continuation of Box C. See patent family annex.					
• s	pecial categories of cited documents:	-T-	later document published after the inter	national filing date or priority		
"A" document defining the general state of the art which is not considered to be of			date and not in conflict with the applica principle or theory underlying the inven			
particular relevance  "E" earlier application or patent published on or after the international filing date		-x-	document of particular relevance; the of considered novel or cannot be consider when the document is taken alone			
"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)		*Y"	document of particular relevance; the considered to involve an inventive step with one or more other such document	when the document is combined		
"O" documen	t referring to an oral disclosure, use, exhibition or other means		obvious to a person skilled in the art			
	t published prior to the international filing date but later than the late claimed	-&-	document member of the same patent	family		
Date of the a	actual completion of the international search		mailing of the international sear	ch report		
	005 (07.03.2005)		111 (11)	~?		
	nailing address of the ISA/US	Authori	ized officer	L		
	til Stop PCT, Attn: ISA/US	Prabod	Ih Dharia	/		
	mmissioner for Patents D. Box 1450	4	Λ, Ο,			
Ale	exandria, Virginia 22313-1450	Telepho	one No. 571-\$72-7668	1		
	o. (703) 305-3230	<u> </u>		· · · · · · · · · · · · · · · · · · ·		
Form PCT/IS	Form PCT/ISA/210 (second sheet) (January 2004)					

ategory *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No
Y	US 5,581,272 (Conner et al.) 03 December 1996 (03. 12.1996) Col. 3, Line 3 to Col. 6, Line 33, Col. 8, Lines 11-37	46-88
Y	US 4,742,552 (Andrews) 05 May 1988 (05.05.1988) Col. 29, Line 27 to Col. 36, Line 10, Col. 27, Line 3 to Col. 29, Line 25	65-100
Y	US 6, 107,979 (Chiu et al.) 22 August 2000 (22.08.2000) Col. 6, Line 29 to Col. 8, Line 67, Col. 10, Lines 14-58, Col. 11, Line 31 to Col. 15, Line 13	89,126-130,142-15
Y	US 6,118,500 (Kunzman) 12 September 2000 (12.09.2000) Col. 4, Line 55 to Col. 7, Line 54, Col. 8, Line 21 to Col. 10, Line 2	101-119
Y	US 6,023,263 (Wood) 08 February 2000 (08.02.2000) Col. 5, Line 3 to Col. 8, Line 9	101-119,142-151,16
Y	US 20010043177 A1 (Huston et al.) 22 November 2001 (22.11.2001) page 3, paragraphs 24-31, 33-34, Pge 4, paragraphs 34-40, page 5, paragraphs 81 to page 7, paragraph 102, page 8, paragraph 113 to page 10, paragraph 137, page 10, paragraph 141 to page 12, paragraph 161, page 17, paragraphs 257-263, page 18, paragraph263 to page 19, paragraph 285	168 101-151
Y	US 5.576,873 (Crossland et al.) 19 November 1996 (19.11.1996) Col. 4, Line 17 to Col. 6, Line 42, Col. 8, Line35 to Col. 10, Line 2, Col. 15, Lines 3 to Col. 16, Line 10	120-125
Y	US 6,046,719 (Dingwall) 04 April 2000 (04.04.2000) Col. 5, Line 18 to Col./ 6, Line 15, Col. 11, Line 49 to Col. 12, Line 11, Col. 12, Line 40 to Col. Col. 14, Line 27	126-130
Y	US 6,061,049 (Pettitt et al.) 09 May 2000 (09.05.2000) Col. 2, Lines 1-14, Col. 1, Linesa 46-60, Col. 6, Line 19 to Col. 7, Line 50	126-130
Y	US 6,762,873 B1 (Coker et al.) 29 June 2000 (29.06.2000) Col. 3, Line 64 to Col. 5, Line 26, Col. 11, Line 14 to Col. 13, Line 55, Col. 23, Line 29 to Col. 24, Line 8	131-151
Υ .	US 5,771,060 (Nelson) 23 June 1998 (23.06.1998) Col. 6, Line 31 to Col. 8, Line 25	152-168
Y	US 6,717,222 (Zhang) 10 April 2003 (10.04.2003) Col. 10, Line 65 to Col. 11, Line 51	160-168
Y	US 6,329,987 B1 (Gotfried et al.) 11 December 2001 (11.12.2001) Col. 12, Line 34 to col. 13, Line 12, Col. 14, Lines 49-67	160-168
Y	US 6,809,734 B2 (Suzuoki et al. ) 26 September 2002 (26.09.2002) Col. 15, Line 34 to Col. 18, Line 24	160-168
	·	

International application No. PCT/US04/15877

#### BOX III. OBSERVATIONS WHERE UNITY OF INVENTION IS LACKING

This application contains the following inventions or groups of inventions which are not so linked as to form a single general inventive concept under PCT Rule 13.1. In order for all inventions to be examined, the appropriate additional examination fees must be paid.

- Claims 1-15 are drawn to display driving by controlling light modulating element.
- II. Claims 16-29,142,143 are drawn to display, with series of stages each having stage value corresponding to pixel value of light modulating element.
- III Claims 30-38 are drawn to display with storage bits corresponding to pixel value of light modulating element and mask write operation as updating means which also performs setting and resetting.
- Claims 39-47 are drawn to display with two series of count steps LS count steps and MS count steps setting or clearing output bits to set pixel values for array of light modulating element.
- V Claims 48-67 are drawn to display with logical bit serial operation such as arithmetic.
- VI Claims 68-89 are drawn to two dimensional light array of light modulating element with means for computing a one dimensional array of control signals for output bits based on one or more sets one bit positions of pixel value.
- VII Claims 90-125 are drawn to method comprising of providing memory on a spatial light modulator; and reallocating available memory for data on spatial light modulator.
- VIII Claims 126-130 are drawn to digital back plane storing first and second groups of bit position corresponding to pixel values and combining to control pulse width of light modulating element.
- IX Claims 131-141 are drawn to array of circuits comprising means for voltage level shifting with a selectable logic function based on memory bit; and means for controlling light modulating elements.
- X Claims 144-157 are drawn to a spatial light modulator comprising an array of master slave bit pair stored in MRAM.
- XI Claims 158-160 are drawn to Mapping of first and second pixel values with time base to generate pulse width to reduce phase difference.
- XII Claims 161-168 are drawn to MRAM array storage bits arranged in MRAM columns.

The inventions are distinct, from each other listed in Groups I-XII and do not relate to a single general inventive concept under PCT Rule 13.1 because, under PCT Rule 13.2 they lack the same or corresponding special technical features for the following reasons:

Invention I relates a display unit driving by controlling light modulating element; however, it does not relate to display with logical bit serial operation such as arithmetic, spatial light modulator comprising an array of master slave bit pair stored in MRAM or Mapping of first and second pixel values with time base to generate pulse width to reduce phase difference or series of stages each having stage value corresponding to pixel value or providing memory on a spatial light modulator; and reallocating available memory for data on spatial light modulator or spatial light modulator comprising an array of master slave bit pair stored in MRAM.

Invention II relates relate series of stages each having stage value corresponding to pixel value or providing memory on a spatial light modulator; however, it does not relate to display with logical bit serial operation such as arithmetic, reallocating available memory for

International application No. PCT/US04/15877

data on spatial light modulator or spatial light modulator comprising an array of master slave bit pair stored in MRAM or Mapping of first and second pixel values with time base to generate pulse width to reduce phase difference.

Invention III relates to display with storage bits corresponding to pixel value of light modulating element and mask write operation as updating means which also performs setting however, it does not relate to stage value corresponding to pixel value or providing memory on a spatial light modulator; reallocating available memory for data on spatial light modulator or spatial light modulator comprising an array of master slave bit pair stored in MRAM or Mapping of first and second pixel values with time base to generate pulse width to reduce phase difference.

Invention IV relates to display with two series of count steps LS count steps and MS count steps setting or clearing output bits to set pixel values for array of light modulating element, however, it does not relate to display unit driving by controlling light modulating element; stage value corresponding to pixel value or providing memory on a spatial light modulator; reallocating available memory for data on spatial light modulator or spatial light modulator comprising an array of master slave bit pair stored in MRAM or Mapping of first and second pixel values with time base to generate pulse width to reduce phase difference.

Invention V relates to display with logical bit serial operation such as arithmetic, however, it does not relate to display unit driving by controlling light modulating element; stage value corresponding to pixel value or providing memory on a spatial light modulator; reallocating available memory for data on spatial light modulator or spatial light modulator comprising an array of master slave bit pair stored in MRAM or Mapping of first and second pixel values with time base to generate pulse width to reduce phase difference.

Invention VI relates to two dimensional light array of light modulating element with means for computing a one dimensional array of control signals for output bits based on one or more sets one bit positions of pixel value, however, it does not relate to display with logical bit serial operation such as arithmetic, spatial light modulator comprising an array of master slave bit pair stored in MRAM or Mapping of first and second pixel values with time base to generate pulse width to reduce phase difference or series of stages each having stage value corresponding to pixel value or providing memory on a spatial light modulator; and reallocating available memory for data on spatial light modulator or spatial light modulator comprising an array of master slave bit pair stored in MRAM.

Invention VII relates to method comprising of providing memory on a spatial light modulator; and reallocating available memory for data on spatial light modulator, however, it does not relate to digital back plane storing first and second groups of bit position corresponding to pixel values and combining to control pulse width of light modulating element, array of circuits comprising means for voltage level shifting with a selectable logic function based on memory bit; and means for controlling light modulating elements, array of circuits comprising means for voltage level shifting with a selectable logic function based on memory bit; and means for controlling light modulating elements.

Invention VIII relates to digital back plane storing first and second groups of bit position corresponding to pixel values and combining to control pulse width of light modulating element, however, it does not relate to method comprising of providing memory on a spatial light modulator; and reallocating available memory for data on spatial light modulator, array of circuits comprising means for voltage level shifting with a selectable logic function based on memory bit; and means for controlling light modulating elements, a spatial light modulator comprising an array of master slave bit pair stored in MRAM, or two dimensional light array of light modulating element with means for computing a one dimensional array of control signals for output bits based on one or more sets one bit positions of pixel value.

Invention IX relates to array of circuits comprising means for voltage level shifting with a selectable logic function based on memory bit; and means for controlling light modulating elements, however, it does not relate to Mapping of first and second pixel values with time base to generate pulse width to reduce phase difference, a spatial light modulator comprising an array of master slave bit pair stored in MRAM, or MRAM array storage bits arranged in MRAM columns.

Invention X relates to a spatial light modulator comprising an array of master slave bit pair stored in MRAM, however, it does not relate to display with logical bit serial operation such as arithmetic, digital back plane storing first and second groups of bit position corresponding to pixel values and combining to control pulse width of light modulating element, method comprising of providing memory on a spatial light modulator; and reallocating available memory for data on spatial light modulator or display with two series of count steps LS count steps and MS count steps setting or clearing output bits to set pixel values for array of light modulating element.

Invention XI relates to Mapping of first and second pixel values with time base to generate pulse width to reduce phase difference, however, it does not relate to display with logical bit serial operation such as arithmetic, digital back plane storing first and second groups of bit position corresponding to pixel values and combining to control pulse width of light modulating element, method comprising of providing memory on a spatial light modulator; and reallocating available memory for data on spatial light modulator, display with two series of count steps LS count steps and MS count steps setting or clearing output bits to set pixel values for array of light modulating element or MRAM array storage bits arranged in MRAM columns; series of stages each having stage value corresponding to pixel value or providing memory on a spatial light modulator.

Invention XII relates to MRAM array storage bits arranged in MRAM columns, however, it does not relate to a display unit driving by controlling light modulating element; Mapping of first and second pixel values with time base to generate pulse width to reduce phase difference, a spatial light modulator comprising an array of master slave bit pair stored in MRAM, array of circuits comprising means for voltage level shifting with a selectable logic function based on memory bit; and means for controlling light modulating elements, method comprising of providing memory on a spatial light modulator; and reallocating available memory for data on spatial light modulator; two dimensional light array of light modulating element with means for computing a one dimensional array of control signals for output bits based on one or more sets one bit positions of pixel value.
·

### PATENT COOPERATION TREATY

From the INTERNATIONAL SEARC	CHING AUTH	IORITY			
To: AJAY JAGTIANI 10363-A DEMOCRACY LANE FAIRFAX, VA 22030		PCT WRITTEN OPINION OF THE			
			INTERNATIONAL SEARCHING AUTHORITY		
				(PCT Rule 43bis.1)	
F			Date of mailing (day/month/year)	<b>06</b> APR 2005	
Applicant's or agent's file	reference		FOR FURTHER	ACFION See paragraph 2 below	
KAGU-0002-2 International application N	No.	International filing date	(day/month/year)	Priority date (day/month/year)	
PCT/US04/15877		20 May 2004 (20.05.20		20 May 2003 (20.05.2003)	
International Patent Class	fication (IPC)			20 may 2003 (20.03.2003)	
IPC(7): G09G03/36 and U	JS Cl.: 345/87	7,100			
Applicant					
KAGUTECH LTD.					
1. This opinion contains	indications re	lating to the following iter	ns:		
Box No. I	Basis of the	e opinion			
Box No. II	Priority				
Box No. III	Box No. III Non-establishment of opinion with regard to novelty, inventive step and industrial applicability				
Box No. IV	. IV Lack of unity of invention				
Box No. V		Reasoned statement under Rule 43bis.1(a)(i) with regard to novelty, inventive step or industrial applicability; citations and explanations supporting such statement			
Box No. VI	Certain do	cuments cited			
Box No. VII	Certain de	fects in the international a	pplication		
Box No. VIII	Certain ob	servations on the internati	onal application		
2. FURTHER ACTI	ON				
If a demand for international preliminary examination is made, this opinion will be considered to be a written opinion of the International Preliminary Examining Authority ("IPEA") except that this does not apply where the applicant chooses an Authority other than this one to be the IPEA and the chosen IPEA has notified the International Bureau under Rule 66.1bis(b) that written opinions of this International Searching Authority will not be so considered.					
If this opinion is, as provided above, considered to be a written opinion of the IPEA, the applicant is invited to submit to the IPEA a written reply together, where appropriate, with amendments, before the expiration of 3 months from the date of mailing of Form PCT/ISA/220 or before the expiration of 22 months from the priority date, whichever expires later.					
For further options,	For further options, see Form PCT/ISA/220.				
3. For further details, s	3. For further details, see notes to Form PCT/ISA/220.				
Name and mailing addres		JS	Authorized office	0010	
Mail Stop PCT, A Commissioner for			Prabodh Dharia	highly	
P.O. Box 1450 Alexandria, Virgi	nia 22313-1450		Telephone No. 5	71-272-7668	
Facsimile No. (703) 305- Form PCT/ISA/237 (cover		ry 2004)			

International application No.

PCT/US04/15877

Box No. 1 Basis of this opinion
1. With regard to the language, this opinion has been established on the basis of the international application in the language in which it was filed, unless otherwise indicated under this item.
This opinion has been established on the basis of a translation from the original language into the following language, which is the language of a translation furnished for the purposes of international search (under Rules 12.3 and 23.1(b)).
2. With regard to any nucleotide and/or amino acid sequence disclosed in the international application and necessary to the claimed invention, this opinion has been established on the basis of:
a. type of material
a sequence listing
table(s) related to the sequence listing
b. format of material
in written format
in computer readable form
c. time of filing/furnishing
contained in international application as filed.
filed together with the international application in computer readable form.
furnished subsequently to this Authority for the purposes of search.
3. In addition, in the case that more than one version or copy of a sequence listing and/or table relating thereto has been filed or furnished, the required statements that the information in the subsequent or additional copies is identical to that in the application as filed or does not go beyond the application as filed, as appropriate, were furnished.
4. Additional comments:
Form PCT/ISA/237(Box No. I) (January 2004)

	PC1/US04/138//
Box No. IV Lack of unity of invention	
In response to the invitation (Form PCT/ISA/206) to pay additional fees  paid additional fees under protest  not paid additional fees	es the applicant has:
2. This Authority found that the requirement of unity of inversion is not of	complied with and chose not to invite the applicant
to pay additional fees.  3. This Authority considers that the requirement of unity of invention in accordance.	
complied with	mice with Rule 13.1, 13.2 and 13.3 is
not complied with for the following reasons:	
Applicant has paid additional fees in timely manner.	
4. Consequently, this opinion has been established in respect of the following parts	s of the international application:
all parts.	
the parts relating to claims Nos.	
Form PCT/ISA/237 (Box No. IV) (January 2004)	

Inventive step (IS)  Claims NONE  Claims 1-168  Industrial applicability (IA)  Claims 1-168	, inventive step or industrial
Claims 1-168  Inventive step (IS)  Claims NONE  Claims 1-168  Industrial applicability (IA)  Claims 1-168  Claims NONE  2. Citations and explanations:	
Claims 1-168  Inventive step (IS)  Claims NONE  Claims 1-168  Industrial applicability (IA)  Claims 1-168  Claims NONE  2. Citations and explanations:	YES
Claims 1-168  Industrial applicability (IA)  Claims 1-168  Claims NONE  2. Citations and explanations:	NO
Claims 1-168  Industrial applicability (IA)  Claims 1-168  Claims NONE  2. Citations and explanations:	
Industrial applicability (IA)  Claims 1-168  Claims NONE  2. Citations and explanations:	YES
Claims NONE  2. Citations and explanations:	
2. Citations and explanations:	YES
	NO
Please See Continuation Sheet	

International application No.

PCT/US04/15877

### Box No. VI Certain documents cited

Application No.	Publication date	Filing date	Priority date (valid claim)
Patent No.	(day/month/year)	(day/month/year)	(day/month/year)
6,809,734 B2	26-09-2002	22-03-2001	
6,329,987 B1	11-12-2001	02-12-1998	
6,717,222, B2	10-04-2003	28-08-2002	08-04-2002
5,771,060	23-06-1998	07-06-1995	19-12-1998
6,762,873 B1	29-06-2000	16-12-1999	
6,061,049	09-05-2000	07-07-1999	
6,046,719	04-04-2000	20-08-1998	
5,576,873	19-11-1996	27-07-1993	01-08-1992
20010043177 A1	22-11-2001	14-12-2000	
6,023,263	08-02-2000	05-06-1997	07-06-1996
6,118,500	12-09-2000	28-08-1997	
6,107,979	22-06-2000	03-04-1997	
4,742,552	03-05-1988	27-09-1983	
5,581,272	03-12-1996	25-08-1993	
5,920,322	06-07-1999	22-05-1996	
4,364,093	14-12-1982	16-06-1981	
2002696465	30-05-2002	22-11-2000	
4,847,854	11-07-1989	13-11-1987	
6,542,142 B2	01-04-2003	23-12-1998	26-12-1997
5,585,816	17-12-1996	06-06-1995	
6,313,882 B1	06-11-2001	22-12-1998	
5,203,016	13-04-1993	28-06-1990	
6,801,213 B2	03-01-2002	21-02-2001	
5,270,816	14-12-1993	01-07-1992	
5,173,947	22-12-1992	01-08-1989	

2. Non-written disclosures (Rules 43bis.1 and 70.9)

Kind of non-written disclosure

Date of non-written disclosure (day/month/year)

Date of written disclosure referring to non-written disclosure (day/month/year)

Form PCT/ISA/237 (Box No. VI) (January 2004)

Supplemental Box In case the space in any of the preceding boxes is not sufficient.
V. 2. Citations and Explanations:  Claims 1-15 lacks novelty under PCT article 33(2), and lacks an inventive step under PCT article 33(3) as being obvious over the combination of Scheffer et al. in view of Yumamoto et al. VanDijk and Kang et al.
Schefer et al. teaches; display driver driving electrode using a pulse width controlled by recursive feedback to thereby controlling a pixel of a spatial light modulating element according to pixel data based on a image signal to be displayed, logically combining current ouput bit with next output bit to drive pixel electrode and each individual pulse width performing two series of count, when pulse width starts and pulse width ends. Yumamoto et al. teaches; display diver driving electrode using a pulse width to thereby comntrolling a pixel of a spatial light modulating element according to pixel data based on a image signal to be displayed, logically combining current ouput bit with next output bit to drive pixel electrode and teaches display having semiconductor substrate. VanDijk teaches panel interface controller with recursive feedback, of a visual display that includes array of light emitting elements on a single silicon backplane. Kang et al. teaches LCOS LCD apparatus where liquid crystal material includes includes PH to indicate damage to visual display. Combination teaches applicant's cliamed novely and invention and they do obviate.
Claims 16-301acks novelty under PCT article 33(2), and lacks an inventive step under PCT article 33(3) as being obvious over the combination of Holmes in view of Yumoto et al. and Ulichney.
Holmes teaches a display unit driving by controlling light modulating element, display interface controller with recursive feedback of a visual display that includes array of Ight modulating elements. Yumamoto et al. teaches display driver driving electrode using a pulse width to thereby controlling a pixel of a spatial light modulating element according to pixel data based on a image signal to be displayed, logically combining current outuat bit with next output bit to drive a pixel electrode and teaches display having semiconductor substante. Ulichney teaches series of stages with ech stage having value associated with subsets of bits of pixels value of light modulating element. Combination teaches applicant's cliamed novely and invention and they do obviate.
Claims 30-38 lacks novelty under PCT article 33(2), and lacks an inventive step under PCT article 33(3) as being obvious over the combination of Holmes in view of Scheffer et al., UlicInmey and Kang et al.
Holmes teaches a display unit driving by controlling light modulating element, display interface controller with explicit recursive feedback of a visual display that includes array of Ight modulating elemens. Schefer et al. teaches; display driver driving electrode usin a pulse width controlled by implicit recursive feedback to thereby controlling a pixel of a spatial light modulating element according to pixel data based on a image signal to be displayed, logically combining current output bit with next output bit to drive pixel electrode and teaches display having semiconductor substrate. Ulichney teaches series of stages with each stage having value associated with subsets of bits of pixels value fo light modulating element. Kang et al. teaches LCOS LCD apparatus where liquid crystal material

International application No. PCT/US04/15877

### Supplemental Box

In case the space in any of the preceding boxes is not sufficient.

includes includes PH to indicate damage to visual display. Combination teaches applicant's cliamed novely and invention and they do obviate.

Claims 39-46 lacks novelty under PCT article 33(2), and lacks an inventive step under PCT article 33(3) as being obvious over the combination of Scheffer et al. in view of Ulichne.

Schefer et al. teaches; display driver driving electrode using a pulse width controlled by recursive feedback to thereby controlling a pixel of a spatial light modulating element according to pixel data based on a image signal to be displayed, logically combining current output bit with next output bit to drive pixel electrode and each individual pulse width performing two series of count, when pulse width starts and pulse width ends. Ulichney teaches series of stages with each stage having value associated with subsets of bits of pixels value to light modulating element. Combination teaches applicant's cliamed novely and invention and they do obviate.

Claims 47-64 lacks novelty under PCT article 33(2), and lacks an inventive step under PCT article 33(3) as being obvious over the combination of Scheffer et al. in view of Ulichney, Conner et al., Andrews and Kang et al.

Schefer et al. teaches; display driver driving electrode using a pulse width controlled by recursive feedback to thereby controlling a pixel of a spatial light modulating element according to pixel data based on a image signal to be displayed, logically combining current output bit with next output bit to drive pixel electrode and each individual pulse width performing two series of count, when pulse width starts and pulse width ends. Ulichney teaches series of stages with each stage having value associated with subsets of bits of pixels value of light modulating element. Conner et al. teahes grouping of the array, resetting the light modulating elements, and pulse width modulation controling signal through electrodes to control light modulating element. Andrews teaches two dimensional array as well as one dimensional array, and bit serially processing. Kang al. teaches LCOS LCD apparatus where liquid crystal material include includes PH to indicate damage to visual display. Combination teaches applicant's cliamed novely and invention and they do obviate.

Claims 65-75 lacks novelty under PCT article 33(2), and lacks an inventive step under PCT article 33(3) as being obvious over the combination of Scheffer et al. in view of Ulichney, Conner et al., Andrews and Kang et al.

Schefer et al. teaches; display driver driving electrode using a pulse width controlled by recursive feedback to thereby controlling a pixel of a spatial light modulating element according to pixel data based on a image signal to be displayed, logically combining current output bit with next output bit to drive pixel electrode and each individual pulse width performing two series of count, when pulse width starts and pulse width ends, also teaches sequencially (serial processing) processing bit processing element located on the driver IC substrate which controls light modulating elements. Ulichney teaches series of stages with ech stage having value associated with subsets of bits of pixels value of light modulating element. Conner et al. teahes grouping of the array, resetting the light modulating elements, and pulse width modulation controling signal through electrodes to control light modulating element. Andrews teaches two dimensional array as well as one dimensional array, and bit serially processing. Kang et al. teaches LCOS LCD apparatus where liquid crystal material includes includes PH to indicate damage to visual display. Combination teaches applicant's cliamed novely and invention and they do obviate.

Claims 76-84 lacks novelty under PCT article 33(2), and lacks an inventive step under PCT article 33(3) as being obvious over the combination of Scheffer et al. in view of Ulichney, Conner et al., Andrews and Kang et al.

Schefer et al. teaches; display driver driving electrode using a pulse width controlled by digital recursive feedback to thereby controlling a pixel of a spatial light modulating element according to pixel values based on a image signal to be displayed, logically combining current output bit with next output bit to drive pixel electrode and each individual pulse width performing two series of count, when pulse width starts and pulse width ends, also teaches sequencially (serial processing) processing bit processing element located on the driver IC substrate which controls light modulating elements. Ulichney teaches series of stages with each stage having value associated with subsets of bits of pixels value of light modulating element and performed series of stages controlled by computer command or instructions. Conner et al. teaches grouping of the array, reseting the light modulating elements, and pulse width modulation controlling signal through electrodes to control light modulating element. Andrews teaches two dimensional array as well as one dimensional array, bit serially processing and fully digitally encoded pixel values and controlling multiple data path. Kang et al. teaches LCOS LCD apparatus where liquid crystal material includes includes PH to indicate damage to visual display. Combination teaches applicant's cliamed novely and invention and they do obviate.

Claims 85 lacks novelty under PCT article 33(2), and lacks an inventive step under PCT article 33(3) as being obvious over the combination of Scheffer et al. in view of Conner et al. and Andrews.

International application No. PCT/US04/15877

Supplemental Box

In case the space in any of the preceding boxes is not sufficient.

Schefer et al. teaches; display driver driving electrode using a pulse width controlled by digital recursive feedback to thereby controlling a pixel of a spatial light modulating element according to pixel values based on a image signal to be displayed, logically combining current output bit with next output bit to drive pixel electrode and each individual pulse width performing two series of count, when pulse width starts and pulse width ends, also teaches sequencially (serial processing) processing bit processing element located on the driver IC substrate which controls light modulating elements. Conner et al. teahes grouping of the array, resetting the light modulating elements, and pulse width modulation controling signal through electrodes to control light modulating element. Andrews teaches two dimensional array as well as one dimensional array, bit serially processing and fully or partially digitally encoded pixel values and controlling multiple data path. Combination teaches applicant's cliamed novely and invention and they do obviate.

Claims 86-88 lacks novelty under PCT article 33(2), and lacks an inventive step under PCT article 33(3) as being obvious over the combination of Scheffer et al, in view of Conner et al. and Andrews.

Schefer et al. teaches; display driver driving electrode using a pulse width controlled by digital recursive feedback to thereby controlling a pixel of a spatial light modulating element according to pixel values based on a image signal to be displayed, logically combining current output bit with next output bit to drive pixel electrode and each individual pulse width performing two series of count, when pulse width starts and ulse width ends also teaches sequencially (serial processing) processing bit processing element located on the driver IC substrate which controls light modulating elements. Conner et al. teahes grouping of the array, reseting the light modulating elements, and pulse width modulation controling signal through electrodes to control light modulating element. Andrews teaches two dimensional array as well as one dimensional array, bit serially processing and fully or partially digitally encoded pixel values and controlling multiple data path. Combination teaches applicant's cliamed novely and invention and they do obviate.

Claims 89 lacks novelty under PCT article 33(2), and lacks an inventive step under PCT article 33(3) as being obvious over the combination of Scheffer et al. in view of Andrews.

Schefer et al. teaches; display driver driving electrode using a pulse width controlled by digital recursive feedback to thereby commtrolling a pixel of a spatial light modulating element according to pixel values based on a image signal to be displayed, logically combining current output bit with next output bit to drive pixel electrode and each individual pulse width performing two series of count, when pulse width starts and pulse width ends, also teaches sequencially (serial processing ) processing bit processing element located or the driver IC substrate which controls light modulating elements. Andrews teaches two dimensional array as well as one dimensional array, bit serially processing and fully or partially digitally encoded pixel values and controlling multiple data path. Combination teaches applicant's cliamed novely and invention and they do obviate.

Claims 90-1001acks novelty under PCT article 33(2), and lacks an inventive step under PCT article 33(3) as being obvious over the combination of Scheffer et al. in view of Andrews, Chiu et al. and VanDijk.

Schefer et al. teaches; display driver driving electrode using a pulse width controlled by digital recursive feedback to thereby controlling a pixel of a spatial light modulating element according to pixel values based on a image signal to be displayed, logically combining current output bit with next output bit to drive pixel electrode and each individual pulse width performing two series of count, when pulse width starts and pulse width ends, also teaches sequencially (serial processing) processing bit processing element located or the driver IC substrate which controls light modulating elements; also teaches circular and non-circular buffer (shift register). Andrews teaches two dimensional array as well as one dimensional array, bit serially processing and fully or partially digitally encoded pixel values and controlling multiple data path; providing available memory pixel values. Chiu et al. teaches spatial light modulator providing memory where space is based on the length of time data needs to stay resident. VanDijk teaches panel interface controller with recursive feedback, of a visual display that includes array of light emitting elements on a single silicon backplane. Combination teaches applicant's cliamed novely and invention and they do obviate.

Claims 101-119 lacks novelty under PCT article 33(2), and lacks an inventive step under PCT article 33(3) as being obvious over the combination of Hustan et al. in view of Schefer et al., Knnzma, and Wood.

International application No. PCT/US04/15877

#### Supplemental Box

In case the space in any of the preceding boxes is not sufficient.

Hustan et al. teaches; display system providing available memory on a spatial light modulator; and means for reallocating said available memory for data on said spatial light modulator, wherein space allocated is based on the length of time that said data needs to stay resident on said spatial light modulator and wherein said data is processed to control electrodes on said spatial light modulator and backplane further comprises a pointer memory array, said memory pointers are held in said pointer memory array and instruction memory, ROM and RAM. Schefer et al., display driver driving electrode using a pulse width controlled by digital recursive feedback to thereby controlling a pixel of a spatial light modulating element according to pixel values based on a image signal to be displayed, logically combining current ouput bit with next output bit to drive pixel electrode and each individual pulse width performing two series of count, when pulse width starts and pulse width ends, also teaches sequencially (serial processing) processing bit processing element located on the driver IC substrate which controls light modulating elements; also teaches circuilar and non-circular buffer (shift register). Kunzman teaches a backplane comprising an instruction memory for holding instructions for controlling at least one pulse width on each light modulating element of a spatial light modulator. Chiu teaches spatial light modulator providing memory where space is based on the length of time data needs to stay resident. Wood teaches MRAM memory array and the ROM and MRAM provide program memory and workspace for the CPU, and special processing hard ware may be provided to assist the CPU to perform the large number of arithmetic operations required to convert all but the simplest models into a two dimensional scene. Combination teaches applicant's cliamed novely and invention and they do obviate.

Claims 120-125 lacks novelty under PCT article 33(2), and lacks an inventive step under PCT article 33(3) as being obvious over the combination of Hustan et al. in view of Schefer et al., Crossland et al.

Hustan et al. teaches; display system providing available memory on a spatial light modulator; and means for reallocating said available memory for data on said spatial light modulator, wherein space allocated is based on the length of time that said data needs to stay resident on said spatial light modulator and wherein said data is processed to control electrodes on said spatial light modulatorand backplane further comprises a pointer memory array, said memory pointers are held in said pointer memory array; instruction memory, ROM, RAM and a backplane for a spatial modulator; a plurality of pointers to bit position array on said backplane; and pointer controller means for controlling said plurality of pointers. Schefer et al., display driver driving electrode using a pulse width controlled by digital recursive feedback to thereby controlling a pixel of a spatial light modulating element according to pixel values based on a image signal to be displayed, logically combining current outuant bit with next output bit to drive pixel electrode and each individual pulse width performing two series of count, when pulse width starts and pulse width ends, also teaches sequencially (serial processing) processing bit processing element located on the driver IC substrate which controls light modulator; a plurality of pointers to bit position array on said backplane; and pointer controller means for controlling said plurality of pointers and manipulating pointers in sequence. Combination teaches applicant's cliamed novel and invention and the do obviate

Claims 126-130 lacks novelty under PCT article 33(2), and lacks an inventive step under PCT article 33(3) as being obvious over the combination of Schefer et al., in view of Dingwell, Chiu et al., Hustan et al. ands Pittit et al.

Schefer et al., display driver driving electrode using a pulse width controlled by digital recursive feedback to thereby controlling a pixel of a spatial light modulating element according to pixel values based on a image signal to be displayed, logically combining current output bit with next output bit to drive pixel electrode and each individual pulse width performing two series of count, when pulse width starts and pulse width ends, also teaches sequencially (serial processing) processing bit processing element located on the driver IC substrate which controls light modulating elements; also teaches circular and non-circular buffer (shift register). Dingwall teaches storing a first group of bit positions of a plurality of pixels in bit position arrays on a backplane, said first group of bit positions comprising a contiguous group of bit positions; storing second group of bit positions on backplane, second group of bit positions corresponding to a subset of said plurality of pixels; and combining on backplane first group and second group to thereby control a pulse width of one or more light modulating elements. Chiu et al. teaches group of bit positions is stored for a speriod of time on backplane to control pulse width control based on their weight. Hustan et al. teaches group of bit positions is stored for a shorter period of time on a backplane than another group of bit positions is stored for a shorter period of time on said backplane than group of bit positions is stored on backplane. Combination teaches applicant's cliamed novely and invention and they do obviate.

Claims 131-141 lacks novelty under PCT article 33(2), and lacks an inventive step under PCT article 33(3) as being obvious over the combination of Schefer et al., in view of Hustan et al. and Coker et al.

Schefer et al., display driver driving electrode using a pulse width controlled by digital recursive feedback to thereby controlling a pixel of a spatial light modulating element according to pixel values based on a image signal to be displayed, logically combining current output bit with next output bit to drive pixel electrode and each individual pulse width performing two series of count, when pulse width

International application No. PCT/US04/15877

Supplemental Box

In case the space in any of the preceding boxes is not sufficient.

starts and pulse width ends, also teaches sequencially (serial processing) processing bit processing element located on the driver IC substrate which controls light modulating elements; also teaches circuilar and non-circular buffer (shift register). Hustan et al. teaches group of bit positions is stored for a shorter period of time on s backplane than another group of bit positions is stored on backplane and Coker et al. teaches an array of circuits shifting voltage level; a selectable logic function based on a memory bit; and means for controlling one or more light modulating elements, wherein a constant voltage source is used for said array of circuits, voltage level is outputted per weight of each bit, also teaches P-channel and N-channel transistor, pull-up and pull-down circuitry and logic function controls the binary sistae of each bit. Combination teaches applicant's cliamed novely and invention and they do obviate.

Claims 142-151 lacks novelty under PCT article 33(2), and lacks an inventive step under PCT article 33(3) as being obvious over the combination of Schefer et al., in view of Hustan et al., Wood and Coker et al.

Schefer et al., display driver driving electrode using a pulse width controlled by digital recursive feedback to thereby controlling a pixel of a spatial light modulating element according to pixel values based on a image signal to be displayed, logically combining current ouput bit with next output bit to drive pixel electrode and each individual pulse width performing two series of count, when pulse width starts and pulse width ends, also teaches sequencially (serial processing ) processing bit processing element located on the driver IC substrate which controls light modulating elements; also teaches circuilar and non-circular buffer (shift register). Hustan et al. teaches group of bit positions is stored for a shorter period of time on s backplane than another group of bit positions is stored on backplane. Hustan et al. teaches; display system providing available memory on a spatial light modulator; and means for reallocating said available memory for data on said spatial light modulator, wherein space allocated is based on the length of time that said data needs to stay resident on said spatial light modulator and wherein said data is processed to control electrodes on said spatial light modulator and backplane further comprises a pointer memory array, said memory pointers are held in said pointer memory array and instruction memory, ROM and RAM and achieves gamma correction. Chiu et al. teaches group of bit positions is stored for a period of time on backplane to control pulse width control based on their weight and Master-slave bit operation and master, slave bits are accessed randomly. Wood teaches MRAM memory array and the ROM and MRAM provide program memory and workspace for the CPU, and special processing hardware may be provided to assist the CPU to perform the large number of arithmetic operations required to convert all but the simplest models into a two dimensional scene, and Coker et al. teaches an array of circuits shifting voltage level; a selectable logic function based on a memory bit; and means for controlling one or more light modulating elements, wherein a constant voltage source is used for said array of circuits, voltage level is outputted per weight of each bit, also teaches P-channel and N-channel transistor, pull-up and pull-down circuitry and logic function controls the binary state of each bit. Combination teaches applicant's cliamed novely and invention and they do obviate.

Claims 152-159 lacks novelty under PCT article 33(2), and lacks an inventive step under PCT article 33(3) as being obvious over the combination of Schefer et al., in view of Nelson and Holmes

Schefer et al., display driver driving electrode using a pulse width controlled by digital recursive feedback to thereby comntrolling a pixel of a spatial light modulating element according to pixel values based on a image signal to be displayed, logically combining current output bit with next output bit to drive pixel electrode and each individual pulse width performing two series of count, when pulse width starts and pulse width ends also teaches sequencially (serial processing) processing bit processing element located on the driver IC substrate which controls light modulating elements; also teaches circuilar and non-circular buffer (shift register). Nelson teaches mapping m bit input pixel value into a non binary weighted single pulse using time based remapping to thereby control a light modulating element of a spatial light modulator. Holmes teaches a display unit driving by controlling light modulating element, display interface controller with recursive feedback of a visual display that includes array of light modulating elements and mapping an input pixel value for each pixel of an array of pixels to a first output pixel value using a first time base to generate first pulse width; and mapping said input pixel value to a second output pixel value using a second time base to generate a second pulse width to thereby reduce the worse case phase difference in adjacent pixels of a spatial light modulator, adjacent pixels of array of pixels have respective input pixel values that differ by 1 LSB bit. Combination teaches applicant's cliamed novely and invention and they do obviate.

Claims 160-168 lacks novelty under PCT article 33(2), and lacks an inventive step under PCT article 33(3) as being obvious over the combination of Holmes in view of Nelson, Wood, Zhang, Gottfried et al. and Suzuoki et al.

Holmes teaches a display unit driving by controlling light modulating element, display interface controller with recursive feedback of visual display that includes array of light modulating elemens and mapping an input pixel value for each pixel of an array of pixels to a first output pixel value using a first time base to generate first pulse width; and mapping said input pixel value to a second output pixel

	Supplemental Box In case the space in any of the preceding boxes is not sufficient.	
	value using a second time base to generate a second pulse width to thereby reduce the worse case phase difference in adjacent pixels a spatial light modulator, adjacent pixels of array of pixels have respective input pixel values that differ by 1 LS bit. Nelson teaches mapping m bit input pixel value into a non binary weighted single pulse using time based remapping to thereby control a light modulating element of a spatial light modulator. Wood teaches MRAM memory array and the ROM and MRAM provide program memory and workspace for the CPU, and special processing hardware may be provided to assist the CPU to perform the large number of arithmetic operations required to convert all but the simplest models into a two dimensional scene. Zhang, Gottfried et al. and Suzuoki et al. teaches a MRAM array of MRAM storage bits for a spatial light modulator, said MRAM storage bits being arranged MRAM columns; and bit lines for each of said MRAM columns, wherein said bit lines support a first and a second driver on oppositives of said array, wherein said MRAM storage bits are for a spatial light modulator and ERAM storage bits. Combination teaches applicant's cliamed novely and invention and they do obviate.	
İ		